Empirical ESD simulation flow for ESD protection circuits based on snapback devices

This work describes an ESD empirical simulation flow for circuits containing snapback-based devices. Regular ESD transistors SPICE models were combined with empirical models, based on TLP measurements. Behavioral language VerilogA code has been used to add measured characteristics of the transistor at triggering voltage dependent on simulated gate voltage.