Design and description of finite state machine based on verilog HDL

Finite state machine is a critical content in logic design,big logic design is presented in slightly.Different state encoding styles and Verilog HDL descriptions of FSM are introduced,stability,readability,speed and area of these styles are described.Finally, sequence detector as a synthesizable FSM design example is implemented,the synthesis results of different descriptions are analyzed.