2009•Microcomputer InformationRequires access

Implementation of Parallel CRC Based on Verilog

Huang Chu-huang

Abstract

In data communications,a high efficient error control method is needed to decrease the rate of error codes.Cyclic Redun-dancy Check(CRC) is widely used in data communications and measurement control fields as a powerful method for dealing with data errors.This paper presents a theoretical results in the context of realizing high speed hardware for parallel CRC.

About this research paper

What this paper is about

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Computer science, Verilog, Error detection and correction, Context (archaeology), Cyclic redundancy check, Control (management), Word error rate, Parallel computing