CRC principle in USB and implementing with Verilog HDL
YU Hai-xun
Abstract
YU Hai-xun
Abstract
As an important error detection measure,CRC protects over control and data fields in USB Specification.By the CRC Com-putation,receiver can detect whether packet has been corrupted during transport.The Verilog Hardware Description Language is often used to design digital electronic systems,anddesigner can use it to describe the logic ofelectronic systems at different levels of abstraction.The basal principle of cyclic redundancy code and cyclicredundancy check in USB specification were introduced.Thecircuits and Verilog HDL programs which design for serial or parallel CRC computation were also introduced.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
As an important error detection measure,CRC protects over control and data fields in USB Specification.By the CRC Com-putation,receiver can detect whether packet has been corrupted during transport.The Verilog Hardware Description Language is often used to design digital electronic systems,anddesigner can use it to describe the logic ofelectronic systems at different levels of abstraction.The basal principle of cyclic redundancy code and cyclicredundancy check in USB specification were introduced.Thecircuits and Verilog HDL programs which design for serial or parallel CRC computation were also introduced.
Key concepts: Computer science, USB, Cyclic redundancy check, Verilog, Computer hardware, Embedded system, Programming language, Network packet