ScholarLens Back to search
2009•Telecom Power TechnologyRequires access

Design of All Digital Phase-Locked Loop

Yang Hong

Open publisher page 0 citations

Abstract

All Digital Phase-Locked Loop(ADPLL) is generally used in digital communication field.In this paper,a method that realizes all digital phase-locked loop by Verilog hardware description language is presented.First,the structure of ADPLL is described in detail.The working principle of each module is analyzed.On the basis of theoretical analysis,first order all digital phase-locked loop mathematical model is established.Then,the simulation results of some Verilog code and circuit design are given.According to the simulation results,performance of the phase-lock loop system is analyzed briefly.

About this research paper

What this paper is about

All Digital Phase-Locked Loop(ADPLL) is generally used in digital communication field.In this paper,a method that realizes all digital phase-locked loop by Verilog hardware description language is presented.First,the structure of ADPLL is described in detail.The working principle of each module is analyzed.On the basis of theoretical analysis,first order all digital phase-locked loop mathematical model is established.Then,the simulation results of some Verilog code and circuit design are given.According to the simulation results,performance of the phase-lock loop system is analyzed briefly.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

All Digital Phase-Locked Loop(ADPLL) is generally used in digital communication field.In this paper,a method that realizes all digital phase-locked loop by Verilog hardware description language is presented.First,the structure of ADPLL is described in detail.The working principle of each module is analyzed.On the basis of theoretical analysis,first order all digital phase-locked loop mathematical model is established.Then,the simulation results of some Verilog code and circuit design are given.According to the simulation results,performance of the phase-lock loop system is analyzed briefly.

Key concepts: Phase-locked loop, Loop (graph theory), Lock (firearm), Verilog, Computer science, Delay-locked loop, Electronic engineering, Hardware description language

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design of All Digital Phase-Locked Loop — Research Paper | ScholarLens