Research of Digital Phase Locked Loop Based on FPGA
Zhou Pin-yi
Abstract
Zhou Pin-yi
Abstract
The design method and the performance research of an entire digital phase-lock loop is introduced based on the FPGA,the hardware structure and the software construction thought of entire digital phase-lock loop system are described depending on the FPGA in detail.The system of entire digital phase-lock loop with VHSIC Hardware Description Language is realized,and the circuit software simulation result is given.According the simulation result,the phase-lock loop system is analyzed briefly.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The design method and the performance research of an entire digital phase-lock loop is introduced based on the FPGA,the hardware structure and the software construction thought of entire digital phase-lock loop system are described depending on the FPGA in detail.The system of entire digital phase-lock loop with VHSIC Hardware Description Language is realized,and the circuit software simulation result is given.According the simulation result,the phase-lock loop system is analyzed briefly.
Key concepts: Lock (firearm), Field-programmable gate array, Loop (graph theory), Phase-locked loop, Computer science, Software, For loop, Delay-locked loop