2006•Journal of Xi'an University of Post and TelecommunicationsRequires access

The design of the 8bits parallel CRC-32 soft-core in ethernet

LI You-mou

Abstract

This paper researches the parallel processing method of the frame check series(FCS) in Ethernet system.According to the serial CRC-32 coding principle,it educes the algorithm of the parallel CRC-32 coding,and design the parallel CRC-32 Soft-core with Verilog HDL.The Soft-core can be easily and flexibly applied to the design of high speed Ethernet system.

About this research paper

What this paper is about

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Key concepts: Computer science, Verilog, Ethernet, Coding (social sciences), Ethernet flow control, Frame (networking), Embedded system, Computer hardware