Fan Han
Abstract
An implementation method of digital phase-locked loop based on VHDL was introduced deeply in this paper.And according to this methodwe completed the digital phase-locked loop in FPGA as our bit synchronization module of signal demodulation.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
An implementation method of digital phase-locked loop based on VHDL was introduced deeply in this paper.And according to this methodwe completed the digital phase-locked loop in FPGA as our bit synchronization module of signal demodulation.
Key concepts: VHDL, Computer science, Phase-locked loop, Realization (probability), Field-programmable gate array, Synchronization (alternating current), Demodulation, Computer hardware