NI Hong-xia
Abstract
In this paper,the operation principle of digital phase locked loop(DPLL) is introduced.A method for designing DPLL is proposed based on VHDL technique,and realized with complex programmable logic device(CPLD).The designing processes and the simulating results of the main modules are given.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper,the operation principle of digital phase locked loop(DPLL) is introduced.A method for designing DPLL is proposed based on VHDL technique,and realized with complex programmable logic device(CPLD).The designing processes and the simulating results of the main modules are given.
Key concepts: DPLL algorithm, VHDL, Phase-locked loop, Complex programmable logic device, Computer science, Programmable logic device, Loop (graph theory), Electronic engineering