ScholarLens Back to search
2008•Dianzi qijianRequires access

Low-Power LVDS Receiver with Equalization for 8B/10B SerDes

You Liang Yang

Open publisher page 0 citations

Abstract

LVDS (Low-Voltage Differential Signals) is one of the mainstream techniques for SerDes (serializer/deserializer) I/Os. This paper presents the design and implementation of a LVDS receiver for 8B/10B SerDes. The receiver is fully compatible with IEEE Std 1596.3-1996 standard, and supports input common-mode range of 0.05 V to 2.35 V and minimum input differential signal of 100 mV. It can operate at up to 1.6 Gb/s over at least 40-inch FR4 stripline with equalization and has only 3 mW power consumption. The design is based on 0.18 μm 1.8 V/3.3 V CMOS technology using both thick (3.3 V) and thin (1.8 V) gate oxide devices.

About this research paper

What this paper is about

LVDS (Low-Voltage Differential Signals) is one of the mainstream techniques for SerDes (serializer/deserializer) I/Os. This paper presents the design and implementation of a LVDS receiver for 8B/10B SerDes. The receiver is fully compatible with IEEE Std 1596.3-1996 standard, and supports input common-mode range of 0.05 V to 2.35 V and minimum input differential signal of 100 mV. It can operate at up to 1.6 Gb/s over at least 40-inch FR4 stripline with equalization and has only 3 mW power consumption. The design is based on 0.18 μm 1.8 V/3.3 V CMOS technology using both thick (3.3 V) and thin (1.8 V) gate oxide devices.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

LVDS (Low-Voltage Differential Signals) is one of the mainstream techniques for SerDes (serializer/deserializer) I/Os. This paper presents the design and implementation of a LVDS receiver for 8B/10B SerDes. The receiver is fully compatible with IEEE Std 1596.3-1996 standard, and supports input common-mode range of 0.05 V to 2.35 V and minimum input differential signal of 100 mV. It can operate at up to 1.6 Gb/s over at least 40-inch FR4 stripline with equalization and has only 3 mW power consumption. The design is based on 0.18 μm 1.8 V/3.3 V CMOS technology using both thick (3.3 V) and thin (1.8 V) gate oxide devices.

Key concepts: SerDes, CMOS, Equalization (audio), Electrical engineering, Electronic engineering, SIGNAL (programming language), Power consumption, Power (physics)

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Low-Power LVDS Receiver with Equalization for 8B/10B SerDes — Research Paper | ScholarLens