BIMOS, an MOS oriented multi-level logic simulator
P. Stevens, G. Arnout
Abstract
P. Stevens, G. Arnout
Abstract
In this paper, a new MOS oriented multi-level logic simulator is presented in which primitives can be conventional unidirectional gates as well as high level functional blocks and bidirectional MOS transistors. First the simulator and its capabilities are introduced, then the simulation algorithm, the delay model and a new initialization scheme are presented. Finally, the use of the simulator in a hierarchical design methodology is illustrated.
OpenAlex reports 5 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In this paper, a new MOS oriented multi-level logic simulator is presented in which primitives can be conventional unidirectional gates as well as high level functional blocks and bidirectional MOS transistors. First the simulator and its capabilities are introduced, then the simulation algorithm, the delay model and a new initialization scheme are presented. Finally, the use of the simulator in a hierarchical design methodology is illustrated.
Key concepts: Logic simulation, Initialization, Computer science, Computer architecture simulator, Logic gate, Simulation, Scheme (mathematics), Logic synthesis