2007•International Conference on Communications, Circuits and SystemsRequires access

Distributed Arithmetic for FIR Filter Design on FPGA

Sen Sen, Jun

Open publisher page 18 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

OpenAlex reports 18 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Finite impulse response, Field-programmable gate array, Computer science, Arithmetic, Computer architecture, Parallel computing, Computer hardware, Mathematics

Back to paper search Browse research topics Original source

Distributed Arithmetic for FIR Filter Design on FPGA — Research Paper | ScholarLens