An analytical gate tunneling current model of Re-S/D SOI MOSFETs
Pramod Kumar Tiwari, Arun Kumar, Dipankar Talukdar
Abstract
Pramod Kumar Tiwari, Arun Kumar, Dipankar Talukdar
Abstract
This paper presents an analytical direct gate tunneling current model of recessed-source/drain(Re-S/D) SOI MOSFET. The gate tunneling current behavior has been analyzed by varying different parameters like gate insulator thickness and drain to source voltage. The gate tunneling current has been investigated with the effect of high-k dielectric constant. 2D ATLAS tool has been used to validate the model results.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presents an analytical direct gate tunneling current model of recessed-source/drain(Re-S/D) SOI MOSFET. The gate tunneling current behavior has been analyzed by varying different parameters like gate insulator thickness and drain to source voltage. The gate tunneling current has been investigated with the effect of high-k dielectric constant. 2D ATLAS tool has been used to validate the model results.
Key concepts: Quantum tunnelling, Silicon on insulator, MOSFET, Optoelectronics, Gate voltage, Dielectric, Gate dielectric, Time-dependent gate oxide breakdown