2013•IEICE Technical Report; IEICE Tech. Rep.Requires access

Design of a translator to Verilog HDL from hardware modeling language ArchHDL

Shimpei Sato, Kenji Kise

Open publisher page 0 citations

Abstract

This record does not include an abstract. Use the full-text link above if available.

About this research paper

What this paper is about

An abstract is not available in the OpenAlex record for this paper.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Key concepts: Computer science, Programming language, Verilog, Hardware description language, Computer hardware, Software engineering, Computer architecture, Field-programmable gate array

Back to paper search Browse research topics Original source

Design of a translator to Verilog HDL from hardware modeling language ArchHDL — Research Paper | ScholarLens