ScholarLens Back to search
2000•Jisuanji gongchengRequires access

Design Digital Logic Circuit by Verilog - HDL

Chao Ma

Open publisher page 0 citations

Abstract

In this paper, Verilog HDL---a hardware description language is introduced. The process of designing digital logic system by verilog HDL is presented, compared with the traditional digital logic system design method.

About this research paper

What this paper is about

In this paper, Verilog HDL---a hardware description language is introduced. The process of designing digital logic system by verilog HDL is presented, compared with the traditional digital logic system design method.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In this paper, Verilog HDL---a hardware description language is introduced. The process of designing digital logic system by verilog HDL is presented, compared with the traditional digital logic system design method.

Key concepts: Verilog, Computer science, Register-transfer level, Electronic circuit design, Hardware description language, Digital electronics, Process (computing), Computer architecture

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Design Digital Logic Circuit by Verilog - HDL — Research Paper | ScholarLens