ScholarLens Back to search
2011•Unpublished venueRequires access

Development of SEU Monitor System for SEU detection and correction in virtex-5 FPGA

Vijay Savani, Nagendra Gajjar

Open publisher page 4 citations

Abstract

In the present era of space application, use of FPGA has been increase dramatically and because of that the developed SEU Monitor System can be used to inject the error manually into the FPGA and after that detection and correction can be confirmed. Also, injected error can be used to verify the effectiveness of the mitigation technique added into the design. We describe the operation and architecture of the proposed logic design as well as its implementation in Xilinx virtex-5 FPGA.

About this research paper

What this paper is about

In the present era of space application, use of FPGA has been increase dramatically and because of that the developed SEU Monitor System can be used to inject the error manually into the FPGA and after that detection and correction can be confirmed. Also, injected error can be used to verify the effectiveness of the mitigation technique added into the design. We describe the operation and architecture of the proposed logic design as well as its implementation in Xilinx virtex-5 FPGA.

Why it matters

OpenAlex reports 4 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In the present era of space application, use of FPGA has been increase dramatically and because of that the developed SEU Monitor System can be used to inject the error manually into the FPGA and after that detection and correction can be confirmed. Also, injected error can be used to verify the effectiveness of the mitigation technique added into the design. We describe the operation and architecture of the proposed logic design as well as its implementation in Xilinx virtex-5 FPGA.

Key concepts: Virtex, Field-programmable gate array, Computer science, Embedded system, Reconfigurable computing, Error detection and correction, Computer hardware, Algorithm

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Development of SEU Monitor System for SEU detection and correction in virtex-5 FPGA — Research Paper | ScholarLens