A 5-volt contactless array 256 kbit flash EEPROM technology
Michael Gill, Rinn Cleavelin, Siqi Lin, I. D'Arrigo, Giovanni Santin, P. Shah, Anh Van Nguyen, J. Esquivel, B.R. Riemenschneider, J. Paterson
Abstract
Michael Gill, Rinn Cleavelin, Siqi Lin, I. D'Arrigo, Giovanni Santin, P. Shah, Anh Van Nguyen, J. Esquivel, B.R. Riemenschneider, J. Paterson
Abstract
A contactless cell array technology has been developed for a single-power-supply 5V-only CMOS flash EEPROM (electrically erasable programmable read-only memory). The technology's suitability for VLSI memories has been demonstrated by a 256-kb flash EEPROM test vehicle. This low-current approach has been realized with cell area and cost comparable to those of the recently reported dual-power-supply flash EEPROMs.>
OpenAlex reports 8 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A contactless cell array technology has been developed for a single-power-supply 5V-only CMOS flash EEPROM (electrically erasable programmable read-only memory). The technology's suitability for VLSI memories has been demonstrated by a 256-kb flash EEPROM test vehicle. This low-current approach has been realized with cell area and cost comparable to those of the recently reported dual-power-supply flash EEPROMs.>
Key concepts: EEPROM, EPROM, Flash (photography), CMOS, Non-volatile memory, Computer hardware, Electrical engineering, Microcontroller