2011•Unpublished venueRequires access

Development of frequency synthesizer based on DDS+PLL

Mu Xuehua, Wang Jinzhang

Open publisher page 2 citations

Abstract

Phase Locked Loop (PLL) and Direct Digital Frequency synthesis are used widely in the modern frequency synthesis technology. They have their merits and disadvantages respectively. It is feasible to combine the two methods to perform their merits and overcome their disadvantages. The mode of DDS driving PLL is presented to design the frequency synthesizer. The focus of this paper is the hardware implementation, including system elements, key unit circuit design, and phase noise performance of this system is analyzed. Finally, experimental results, which satisfy the design requirements, are introduced.

About this research paper

What this paper is about

Phase Locked Loop (PLL) and Direct Digital Frequency synthesis are used widely in the modern frequency synthesis technology. They have their merits and disadvantages respectively. It is feasible to combine the two methods to perform their merits and overcome their disadvantages. The mode of DDS driving PLL is presented to design the frequency synthesizer. The focus of this paper is the hardware implementation, including system elements, key unit circuit design, and phase noise performance of this system is analyzed. Finally, experimental results, which satisfy the design requirements, are introduced.

Why it matters

OpenAlex reports 2 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Phase Locked Loop (PLL) and Direct Digital Frequency synthesis are used widely in the modern frequency synthesis technology. They have their merits and disadvantages respectively. It is feasible to combine the two methods to perform their merits and overcome their disadvantages. The mode of DDS driving PLL is presented to design the frequency synthesizer. The focus of this paper is the hardware implementation, including system elements, key unit circuit design, and phase noise performance of this system is analyzed. Finally, experimental results, which satisfy the design requirements, are introduced.

Key concepts: Phase-locked loop, Frequency synthesizer, Direct digital synthesizer, PLL multibit, Computer science, Phase noise, Electronic engineering, Key (lock)

Related papers

Back to paper searchBrowse research topicsOriginal source
Development of frequency synthesizer based on DDS+PLL — Research Paper | ScholarLens