2011Journal of Weifang UniversityRequires access

Design of high-speed image processing system based on FPGA and DSP

LI Xiu-sheng

Open publisher page 0 citations

Abstract

A high-efficient image processing embedded system which is based on the field programmable gate array and high-speed digital signal processor was designed in this paper.With a dual-port RAM,a novel data transmission structure was designed,and ping-pong technique was used to implement the buffering of the high-speed real-time image data.The total working process was completed in FPGA and DSP's division and cooperation,so it is 25% higher than the processing system based on the single DSP in performance.Other algorithms can be transplanted to the system easily for the system's reconfigurability characteristic.

About this research paper

What this paper is about

A high-efficient image processing embedded system which is based on the field programmable gate array and high-speed digital signal processor was designed in this paper.With a dual-port RAM,a novel data transmission structure was designed,and ping-pong technique was used to implement the buffering of the high-speed real-time image data.The total working process was completed in FPGA and DSP's division and cooperation,so it is 25% higher than the processing system based on the single DSP in performance.Other algorithms can be transplanted to the system easily for the system's reconfigurability characteristic.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A high-efficient image processing embedded system which is based on the field programmable gate array and high-speed digital signal processor was designed in this paper.With a dual-port RAM,a novel data transmission structure was designed,and ping-pong technique was used to implement the buffering of the high-speed real-time image data.The total working process was completed in FPGA and DSP's division and cooperation,so it is 25% higher than the processing system based on the single DSP in performance.Other algorithms can be transplanted to the system easily for the system's reconfigurability characteristic.

Key concepts: Digital signal processing, Reconfigurability, Field-programmable gate array, Computer hardware, Computer science, Embedded system, Image processing, Process (computing)

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of high-speed image processing system based on FPGA and DSP — Research Paper | ScholarLens