2005IEEE Transactions on Power ElectronicsRequires access

Implementation of FPGA based Three Phase Phase-Locked Loop System

Jian Tang

Open publisher page 6 citations

Abstract

A fully digitized hardware design scheme of three phase phase-locked loop controller base on a field pro-grammable gate arrays (FPGA) is presented.This scheme integrated d,q transformation,PI controller,VCO module and other test modules which were all written in Verilog HDL.Simulation results based on Simulink indicate the three-phase PLL controller can lock the phase and frequency within two basic periods.Experimental results verify this controller base on FPGA can provides satisfied dynamic and static performances under aberrant three phase voltage inputs and has min sensi-tive with harmonics and unbalanced voltage caused by the nonlinear load conditions and measurement errors.The controller can satisfy the Flexible AC Transmission System (FACTS) equipments with realtime and accuracy require-ments.

About this research paper

What this paper is about

A fully digitized hardware design scheme of three phase phase-locked loop controller base on a field pro-grammable gate arrays (FPGA) is presented.This scheme integrated d,q transformation,PI controller,VCO module and other test modules which were all written in Verilog HDL.Simulation results based on Simulink indicate the three-phase PLL controller can lock the phase and frequency within two basic periods.Experimental results verify this controller base on FPGA can provides satisfied dynamic and static performances under aberrant three phase voltage inputs and has min sensi-tive with harmonics and unbalanced voltage caused by the nonlinear load conditions and measurement errors.The controller can satisfy the Flexible AC Transmission System (FACTS) equipments with realtime and accuracy require-ments.

Why it matters

OpenAlex reports 6 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A fully digitized hardware design scheme of three phase phase-locked loop controller base on a field pro-grammable gate arrays (FPGA) is presented.This scheme integrated d,q transformation,PI controller,VCO module and other test modules which were all written in Verilog HDL.Simulation results based on Simulink indicate the three-phase PLL controller can lock the phase and frequency within two basic periods.Experimental results verify this controller base on FPGA can provides satisfied dynamic and static performances under aberrant three phase voltage inputs and has min sensi-tive with harmonics and unbalanced voltage caused by the nonlinear load conditions and measurement errors.The controller can satisfy the Flexible AC Transmission System (FACTS) equipments with realtime and accuracy require-ments.

Key concepts: Field-programmable gate array, Phase-locked loop, Controller (irrigation), Verilog, Harmonics, Control theory (sociology), Voltage-controlled oscillator, Computer science

Related papers

Back to paper searchBrowse research topicsOriginal source
Implementation of FPGA based Three Phase Phase-Locked Loop System — Research Paper | ScholarLens