2008IEEE Transactions on Power ElectronicsRequires access

Improvement and Implementation of One Phase Power Phase-locked Loop based on FPGA

Wen Yu-liang

Open publisher page 4 citations

Abstract

A control scheme for one phase Phase-Locked Loop(PLL) and the way for implementing it on a Field Pro-grammable Gate Arrays(FPGA) were presented according to one phase power supply applications.The schemes consists of cycle integrator,PI controller,sinus and cosine module and other control module were written in verilog Hardware De-scription Language(HDL).Results of software analysis indicated the control scheme can lock the basic phase of power net fast,and has a minimum sensitivity to harmonics.Experiments based on FPGA proved the perfect performance.The funda-mental phase can be locked well when the input distorted seriously and the phase can be locked again fast when the input phase changed suddenly.The controller can satisfy the Flexible AC Transmission System(FACTS) equipments with accu-racy requirements.

About this research paper

What this paper is about

A control scheme for one phase Phase-Locked Loop(PLL) and the way for implementing it on a Field Pro-grammable Gate Arrays(FPGA) were presented according to one phase power supply applications.The schemes consists of cycle integrator,PI controller,sinus and cosine module and other control module were written in verilog Hardware De-scription Language(HDL).Results of software analysis indicated the control scheme can lock the basic phase of power net fast,and has a minimum sensitivity to harmonics.Experiments based on FPGA proved the perfect performance.The funda-mental phase can be locked well when the input distorted seriously and the phase can be locked again fast when the input phase changed suddenly.The controller can satisfy the Flexible AC Transmission System(FACTS) equipments with accu-racy requirements.

Why it matters

OpenAlex reports 4 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

A control scheme for one phase Phase-Locked Loop(PLL) and the way for implementing it on a Field Pro-grammable Gate Arrays(FPGA) were presented according to one phase power supply applications.The schemes consists of cycle integrator,PI controller,sinus and cosine module and other control module were written in verilog Hardware De-scription Language(HDL).Results of software analysis indicated the control scheme can lock the basic phase of power net fast,and has a minimum sensitivity to harmonics.Experiments based on FPGA proved the perfect performance.The funda-mental phase can be locked well when the input distorted seriously and the phase can be locked again fast when the input phase changed suddenly.The controller can satisfy the Flexible AC Transmission System(FACTS) equipments with accu-racy requirements.

Key concepts: Phase-locked loop, Field-programmable gate array, Harmonics, Computer science, Controller (irrigation), Power (physics), Integrator, Verilog

Related papers

Back to paper searchBrowse research topicsOriginal source
Improvement and Implementation of One Phase Power Phase-locked Loop based on FPGA — Research Paper | ScholarLens