Implementation of a Complete Synchronization Digital Frequency Meter Based on FPGA
Tan Yong-hong
Abstract
Tan Yong-hong
Abstract
A complete synchronization digital frequency meter is designed using FPGA chip by VHDL language programming according to the complete synchronization measurement theory.It eliminates ±1 count error with an accurate frequency-measuring range of DC~100 MHz.This paper gives the design approach by VHDL and the simulation waveform of every module of the meter.A system board can be made with the FPGA chip,which has higher practicability and reliability.
OpenAlex reports 3 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A complete synchronization digital frequency meter is designed using FPGA chip by VHDL language programming according to the complete synchronization measurement theory.It eliminates ±1 count error with an accurate frequency-measuring range of DC~100 MHz.This paper gives the design approach by VHDL and the simulation waveform of every module of the meter.A system board can be made with the FPGA chip,which has higher practicability and reliability.
Key concepts: VHDL, Field-programmable gate array, Synchronization (alternating current), Computer science, Waveform, Metre, Computer hardware, Reliability (semiconductor)