On-chip debug system design based on JTAG for So C
Ru Chen
Abstract
Ru Chen
Abstract
The paper presents the design of On-chip debug system based on JTAG for So C, the system mainly includes JTAG interface and On-chip debug mode control unit. By executing different debugging instructions, On-chip debug system can perform debug functions, for example, setting breakpoints, single step execution, monitoring the registers and memory,programming on line and configuring microcontroller's execution state. Meanwhile, this paper expatiates working principle and hardware structure of the On-chip debug system.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The paper presents the design of On-chip debug system based on JTAG for So C, the system mainly includes JTAG interface and On-chip debug mode control unit. By executing different debugging instructions, On-chip debug system can perform debug functions, for example, setting breakpoints, single step execution, monitoring the registers and memory,programming on line and configuring microcontroller's execution state. Meanwhile, this paper expatiates working principle and hardware structure of the On-chip debug system.
Key concepts: Debugging, Background debug mode interface, Embedded system, Microcontroller, Computer science, Chip, Interface (matter), Computer hardware