2006Journal of Computer-Aided Design & Computer GraphicsRequires access

Design and Implementation of On-chip Debug Features in Embedded Processor

C Design

Open publisher page 1 citations

Abstract

With Godson-1 processor as the research prototype,a design scheme of on-chip debug features in embedded processor is presented in this paper.In the scheme the IEEE P1149.1 JTAG TAP module is extended and some control logic is added inside the processor core to provide the following new capabilities for software and system debug: software debug breakpoint,debug interrupt,hardware breakpoint, single-step execution,etc.With only a JTAG debug cable,the debug host can access the internal resources and control the program running of the processor under debug.With these on-chip debug features,the software development and system debug are facilitated greatly.

About this research paper

What this paper is about

With Godson-1 processor as the research prototype,a design scheme of on-chip debug features in embedded processor is presented in this paper.In the scheme the IEEE P1149.1 JTAG TAP module is extended and some control logic is added inside the processor core to provide the following new capabilities for software and system debug: software debug breakpoint,debug interrupt,hardware breakpoint, single-step execution,etc.With only a JTAG debug cable,the debug host can access the internal resources and control the program running of the processor under debug.With these on-chip debug features,the software development and system debug are facilitated greatly.

Why it matters

OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

With Godson-1 processor as the research prototype,a design scheme of on-chip debug features in embedded processor is presented in this paper.In the scheme the IEEE P1149.1 JTAG TAP module is extended and some control logic is added inside the processor core to provide the following new capabilities for software and system debug: software debug breakpoint,debug interrupt,hardware breakpoint, single-step execution,etc.With only a JTAG debug cable,the debug host can access the internal resources and control the program running of the processor under debug.With these on-chip debug features,the software development and system debug are facilitated greatly.

Key concepts: Background debug mode interface, Debugging, Embedded system, Computer science, Software, ARM architecture, Microprocessor, Scheme (mathematics)

Related papers

Back to paper searchBrowse research topicsOriginal source
Design and Implementation of On-chip Debug Features in Embedded Processor — Research Paper | ScholarLens