Implementation of High-speed and High-tap FIR Filter Based on Distributed Arithmetic and FPGA
Yinghua Zhang
Abstract
Yinghua Zhang
Abstract
In the digital signal processing,the high-tap FIR filter with special DSP chip works slowly.In order to solve the mentioned problemt,his paper introduces a new method to implement high-speed and high-tap filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with the Xilinx Corporation’s xc2v500 chip in detail.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In the digital signal processing,the high-tap FIR filter with special DSP chip works slowly.In order to solve the mentioned problemt,his paper introduces a new method to implement high-speed and high-tap filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with the Xilinx Corporation’s xc2v500 chip in detail.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.
Key concepts: Finite impulse response, Field-programmable gate array, Digital signal processing, Digital filter, Computer science, Filter (signal processing), Digital signal processor, Computer hardware