2007Information and Electronic EngineeringRequires access

Implementation of High-speed and High-tap FIR Filter Based on Distributed Arithmetic and FPGA

Yinghua Zhang

Open publisher page 0 citations

Abstract

In the digital signal processing,the high-tap FIR filter with special DSP chip works slowly.In order to solve the mentioned problemt,his paper introduces a new method to implement high-speed and high-tap filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with the Xilinx Corporation’s xc2v500 chip in detail.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.

About this research paper

What this paper is about

In the digital signal processing,the high-tap FIR filter with special DSP chip works slowly.In order to solve the mentioned problemt,his paper introduces a new method to implement high-speed and high-tap filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with the Xilinx Corporation’s xc2v500 chip in detail.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

In the digital signal processing,the high-tap FIR filter with special DSP chip works slowly.In order to solve the mentioned problemt,his paper introduces a new method to implement high-speed and high-tap filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with the Xilinx Corporation’s xc2v500 chip in detail.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.

Key concepts: Finite impulse response, Field-programmable gate array, Digital signal processing, Digital filter, Computer science, Filter (signal processing), Digital signal processor, Computer hardware

Related papers

Back to paper searchBrowse research topicsOriginal source
Implementation of High-speed and High-tap FIR Filter Based on Distributed Arithmetic and FPGA — Research Paper | ScholarLens