Implementation of FIR Filter Based on Distributed Arithmetic and FPGA
Yan Jin-cheng
Abstract
Yan Jin-cheng
Abstract
In the digital signal processing,the FIR filter with special DSP chip works slowly.In order to solve the mentioned problem,introduces a new method to implement filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with ProASIC3 A3P250 chip from ACTEL Corporation in details.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
In the digital signal processing,the FIR filter with special DSP chip works slowly.In order to solve the mentioned problem,introduces a new method to implement filter based on distributed arithmetic(DA) and field programmable gate array(FPGA).As an illustrative instance,16-tap finite impulse response(FIR) filter is designed with ProASIC3 A3P250 chip from ACTEL Corporation in details.The experimental results suggest the system is reasonable and reliable and can satisfy the design requirements by simulation and synthesis.
Key concepts: Finite impulse response, Computer science, Field-programmable gate array, Digital signal processing, Digital filter, Filter (signal processing), Infinite impulse response, Filter design