2005Shipboard Electronic WarfareRequires access

Design of Serial Digital Phase-locked Frequency Synthesizer

LI Xi-mi

Open publisher page 0 citations

Abstract

This paper introduces a kind of low phase noise frequency synthesizer which uses AT89S52 single chip processor to control digital phase-locked loop LMX2316,analyses the in-band phase noise and the relations between lock time and loop bandwidth of loop,discusses the design of the loop filter,finally obtains the results according with the analysis.

About this research paper

What this paper is about

This paper introduces a kind of low phase noise frequency synthesizer which uses AT89S52 single chip processor to control digital phase-locked loop LMX2316,analyses the in-band phase noise and the relations between lock time and loop bandwidth of loop,discusses the design of the loop filter,finally obtains the results according with the analysis.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper introduces a kind of low phase noise frequency synthesizer which uses AT89S52 single chip processor to control digital phase-locked loop LMX2316,analyses the in-band phase noise and the relations between lock time and loop bandwidth of loop,discusses the design of the loop filter,finally obtains the results according with the analysis.

Key concepts: Phase-locked loop, Frequency synthesizer, Direct digital synthesizer, Phase noise, Computer science, Delay-locked loop, Bandwidth (computing), Electronic engineering

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of Serial Digital Phase-locked Frequency Synthesizer — Research Paper | ScholarLens