Design of Serial Digital Phase Locked Frequency Synthesizer Based on ADF4106
Yongtai Chen
Abstract
Yongtai Chen
Abstract
This paper introduces the principle of phase-locked loop and analyzes the performance characteristics of PLL chip ADF4106 which has wide bandwidth and low power consumption.And then introduces the design method of a kind of low phase noise frequency synthesizers which uses single chip processor to control the chip.The application supplies a good design method for high frequency synthesizer.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper introduces the principle of phase-locked loop and analyzes the performance characteristics of PLL chip ADF4106 which has wide bandwidth and low power consumption.And then introduces the design method of a kind of low phase noise frequency synthesizers which uses single chip processor to control the chip.The application supplies a good design method for high frequency synthesizer.
Key concepts: Phase-locked loop, Computer science, Frequency synthesizer, Chip, Direct digital synthesizer, PLL multibit, Phase noise, Power consumption