U-band Fractional-N PLL Frequency Synthesizer
Jie Chen
Abstract
Jie Chen
Abstract
A U-band fractional-N PLL frequency synthesizer is integrated in 0.18 μm 1.8 V CMOS process,except for tuned inductor and loop filter. A LC tank voltage-controlled oscillator (VCO) with switched capacitors array (SCA) is used to achieve wide-band frequency range. The MASH Δ-Σ modulating technology is used to shape and degrade in-band phase noise. The measurements results show that the frequency range of frequency synthesizer is 650~920 MHz and the phase noise is-82 dBc/Hz@100 kHz and-121 dBc/Hz@1 MHz The frequency resolution can achieve 15 Hz; And the frequency synthesizer consumes 22 mW from a 1.8 V supply voltage.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A U-band fractional-N PLL frequency synthesizer is integrated in 0.18 μm 1.8 V CMOS process,except for tuned inductor and loop filter. A LC tank voltage-controlled oscillator (VCO) with switched capacitors array (SCA) is used to achieve wide-band frequency range. The MASH Δ-Σ modulating technology is used to shape and degrade in-band phase noise. The measurements results show that the frequency range of frequency synthesizer is 650~920 MHz and the phase noise is-82 dBc/Hz@100 kHz and-121 dBc/Hz@1 MHz The frequency resolution can achieve 15 Hz; And the frequency synthesizer consumes 22 mW from a 1.8 V supply voltage.
Key concepts: Frequency synthesizer, Phase noise, dBc, Voltage-controlled oscillator, Phase-locked loop, Direct digital synthesizer, Capacitor, PLL multibit