Implementation of DVB Standard RS Encoder
Yin Xiao-fang
Abstract
Yin Xiao-fang
Abstract
Abstrcat In this paper, a simplified design of a DVB standard RS(204,188) encoder was introduced by a simplified multiplier in GF (2~8). Its implementation in FPGA has advantages of less LE number and higher operating speed than the general ones. Finally, the design was verified by software simulation and real application. This design method may have some help to other similar designs.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Abstrcat In this paper, a simplified design of a DVB standard RS(204,188) encoder was introduced by a simplified multiplier in GF (2~8). Its implementation in FPGA has advantages of less LE number and higher operating speed than the general ones. Finally, the design was verified by software simulation and real application. This design method may have some help to other similar designs.
Key concepts: Computer science, Encoder, Field-programmable gate array, Multiplier (economics), Software, Computer hardware, Embedded system, Operating system