ScholarLens Back to search
2002•Journal of Beijing Broadcasting InstituteRequires access

The design of RS encoder for DVB-C system by FPGA

Jianbo Liu

Open publisher page 0 citations

Abstract

Compare the principle and arithmetic of RS code ,we realized that the less hardware used when we design the RS encoder in FPGA by the Berlekamp algorithm. In this article we emphases on design the RS encoder in FPGA by the Berlekamp algorithm.

About this research paper

What this paper is about

Compare the principle and arithmetic of RS code ,we realized that the less hardware used when we design the RS encoder in FPGA by the Berlekamp algorithm. In this article we emphases on design the RS encoder in FPGA by the Berlekamp algorithm.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Compare the principle and arithmetic of RS code ,we realized that the less hardware used when we design the RS encoder in FPGA by the Berlekamp algorithm. In this article we emphases on design the RS encoder in FPGA by the Berlekamp algorithm.

Key concepts: Encoder, Field-programmable gate array, Computer science, Code (set theory), Computer hardware, Embedded system, Arithmetic, Mathematics

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
The design of RS encoder for DVB-C system by FPGA — Research Paper | ScholarLens