A Wide-Band Chirp-DDS and Its Implementation on FPGA
Jin Hui Xue
Abstract
Jin Hui Xue
Abstract
A wideband ChirpDDS is designed and implemented on Altera's Flex10K FPGA This device includes a pipeline 32bit frequencyphase accumulator and ROM lookup table It has achieved a system clock of 100 MHz,a frequency switching time of 068 μs,a tuning latency of 08 μs,a frequency resolution of 002328 Hz,and an output frequency range from DC to 40 MHz
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A wideband ChirpDDS is designed and implemented on Altera's Flex10K FPGA This device includes a pipeline 32bit frequencyphase accumulator and ROM lookup table It has achieved a system clock of 100 MHz,a frequency switching time of 068 μs,a tuning latency of 08 μs,a frequency resolution of 002328 Hz,and an output frequency range from DC to 40 MHz
Key concepts: Chirp, Field-programmable gate array, Accumulator (cryptography), Pipeline (software), Direct digital synthesizer, Computer science, Electronic engineering, Computer hardware