Metastability in the asynchronous clocks and Synchronizer
Jing Han Heng
Abstract
Jing Han Heng
Abstract
Compared with the pure one-clock synchronous designs,the designers more often deal with the multi-clock asychronous designs. Therefore,asynchronous circuit design is very important in the field of digital circuit design. This paper briefly describes the problematic metastability in the asynchronous designs and presents a regular solution——synchronizer.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Compared with the pure one-clock synchronous designs,the designers more often deal with the multi-clock asychronous designs. Therefore,asynchronous circuit design is very important in the field of digital circuit design. This paper briefly describes the problematic metastability in the asynchronous designs and presents a regular solution——synchronizer.
Key concepts: Synchronizer, Asynchronous communication, Computer science, Metastability, Asynchronous circuit, Synchronous circuit, Field (mathematics), Clock signal