Design and Simulation of FIR Digital Filter Based on FPGA
YE Yadon
Abstract
YE Yadon
Abstract
A 16 taps FIR digital low-pass filter is designed,whose performance is improved by parallel distributed arithmetic. The FDATool of Matlab is used to design the filter coefficients. The sub module and system module are designed with Verilog HDL and Block Diagram respectively. Simulation with Matlab and QuartusII show that the designed system has stable performance,good effect and strong applicability.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A 16 taps FIR digital low-pass filter is designed,whose performance is improved by parallel distributed arithmetic. The FDATool of Matlab is used to design the filter coefficients. The sub module and system module are designed with Verilog HDL and Block Diagram respectively. Simulation with Matlab and QuartusII show that the designed system has stable performance,good effect and strong applicability.
Key concepts: Verilog, Block diagram, MATLAB, Field-programmable gate array, Finite impulse response, Computer science, Filter (signal processing), Block (permutation group theory)