FIR Filter Designing using Xilinx System Generator
Anurag Aggarwal, Astha Satija, Tushar Nagpal
Abstract
Open-access reader
Anurag Aggarwal, Astha Satija, Tushar Nagpal
Abstract
Open-access reader
Xilinx System generator is used to design efficient DSP algorithm on FPGA.In this paper Finite Impulse Response (FIR) filter is designed using Simulink in Xilinx System generator.The filters have been designed using Distributed Arithmetic (DA) Algorithm.This design has been further synthesized on Xilinx Virtex-4 FPGA kit.Finally comparison is done between the results obtained from the software simulations and those from FPGA using hardware co-simulation.
OpenAlex reports 17 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Xilinx System generator is used to design efficient DSP algorithm on FPGA.In this paper Finite Impulse Response (FIR) filter is designed using Simulink in Xilinx System generator.The filters have been designed using Distributed Arithmetic (DA) Algorithm.This design has been further synthesized on Xilinx Virtex-4 FPGA kit.Finally comparison is done between the results obtained from the software simulations and those from FPGA using hardware co-simulation.
Key concepts: Computer science, Generator (circuit theory), Field-programmable gate array, Filter (signal processing), Finite impulse response, Embedded system, Computer hardware, Algorithm