Low power design for path metrics unit of viterbi decoder
Gang Li
Abstract
Gang Li
Abstract
This paper does a research on low power design for the path metrics unit of Viterbi decoder which is compatible with DVB-T standards.In order to reduce the power dissipation,the modified T-algorithm is used to implement the add-compare-select units so that the path metric can be represented in 5 bits;the area-efficient architecture is used in the path metric management unit;and a 5 step pipelining architecture is used in the path metric memory unit.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper does a research on low power design for the path metrics unit of Viterbi decoder which is compatible with DVB-T standards.In order to reduce the power dissipation,the modified T-algorithm is used to implement the add-compare-select units so that the path metric can be represented in 5 bits;the area-efficient architecture is used in the path metric management unit;and a 5 step pipelining architecture is used in the path metric memory unit.
Key concepts: Path (computing), Viterbi algorithm, Computer science, Viterbi decoder, Metric (unit), Power (physics), Soft output Viterbi algorithm, Unit (ring theory)