Design of High-speed FIR Filter Based on FPGA
Jiang Zhu
Abstract
Jiang Zhu
Abstract
To realize filtering of high-speed input data,and aiming at the design method of systolic FIR digital filter,this paper proposes a design method of high-speed FIR filter based on FPGA.The implementation of this design is illustrated by the process of designing a 16-tap FIR digital filter using VHDL language.Simulation by Modelsim shows that the design is feasible and can support high-speed data of 1 GSPS.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
To realize filtering of high-speed input data,and aiming at the design method of systolic FIR digital filter,this paper proposes a design method of high-speed FIR filter based on FPGA.The implementation of this design is illustrated by the process of designing a 16-tap FIR digital filter using VHDL language.Simulation by Modelsim shows that the design is feasible and can support high-speed data of 1 GSPS.
Key concepts: ModelSim, VHDL, Field-programmable gate array, Finite impulse response, Filter (signal processing), Half-band filter, Computer science, Filter design