Design of FIR Filter in FPGA
Pla Electric
Abstract
Pla Electric
Abstract
This paper presentes the theory and design about FIR filter in FPGA.In the article,it designs a 8 stairs lowpass digital filter.Though this example,it discusses some kinds of algorithmic of multiplier in the FIR filter,and contrasted their merits and defects.Then it finds a feasible and efficient method to design the FIR filter.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
This paper presentes the theory and design about FIR filter in FPGA.In the article,it designs a 8 stairs lowpass digital filter.Though this example,it discusses some kinds of algorithmic of multiplier in the FIR filter,and contrasted their merits and defects.Then it finds a feasible and efficient method to design the FIR filter.
Key concepts: Finite impulse response, Filter design, Half-band filter, Filter (signal processing), Adaptive filter, Digital filter, Low-pass filter, Multiplier (economics)