ScholarLens Back to search
2011•Automation and InstrumentationRequires access

Based on the array FPGA on time-multiplier of design and implementation

Ke Gan

Open publisher page 0 citations

Abstract

This paper analyzed the operation of multiplier unit first,then realized array multiplier with FPGA,and described the design principle.

About this research paper

What this paper is about

This paper analyzed the operation of multiplier unit first,then realized array multiplier with FPGA,and described the design principle.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper analyzed the operation of multiplier unit first,then realized array multiplier with FPGA,and described the design principle.

Key concepts: Field-programmable gate array, Multiplier (economics), Embedded system, Computer science, Computer hardware, Engineering, Economics, Macroeconomics

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
Based on the array FPGA on time-multiplier of design and implementation — Research Paper | ScholarLens