The Design of Hardware-Multiplier with 8 bit based on FPGA
Zhang Jiann
Abstract
Zhang Jiann
Abstract
Multiplier is very important in digital signal processing module. In this paper,the principle of the hardware multiplier is introduced at first. Based on it,a design method is put forward. Finally,using EDA technology,the hardware-multiplier is implemented through VHDL programming combining with the input mode of schematic diagram on the FPGA development platform. The design has strong practicability,high cost-effective,strong operability,etc.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Multiplier is very important in digital signal processing module. In this paper,the principle of the hardware multiplier is introduced at first. Based on it,a design method is put forward. Finally,using EDA technology,the hardware-multiplier is implemented through VHDL programming combining with the input mode of schematic diagram on the FPGA development platform. The design has strong practicability,high cost-effective,strong operability,etc.
Key concepts: Schematic, Computer science, VHDL, Multiplier (economics), Field-programmable gate array, Operability, Computer hardware, Embedded system