Novel Charge Pump Design for Fast Locking Time PLL
Shengli Lu
Abstract
Shengli Lu
Abstract
A new architecture of charge pump for lowing locking time of phase locked loop (PLL) is proposed. The new architecture is composed of a no-dead-zone Phase Frequency Detector (PFD), a Frequency to Voltage Converter (FVC), a Voltage to Current Converter (VCC) and some control logics. Based on a 0.25 μm CMOS technology, simulation results show that the locking time of the PLL reduces about 50%.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
A new architecture of charge pump for lowing locking time of phase locked loop (PLL) is proposed. The new architecture is composed of a no-dead-zone Phase Frequency Detector (PFD), a Frequency to Voltage Converter (FVC), a Voltage to Current Converter (VCC) and some control logics. Based on a 0.25 μm CMOS technology, simulation results show that the locking time of the PLL reduces about 50%.
Key concepts: Phase-locked loop, Charge pump, PLL multibit, Phase frequency detector, CMOS, Voltage, Phase locking, Electronic engineering