Design of UART Based on Verilog HDL
Haixia Gao
Abstract
Haixia Gao
Abstract
Universal asynchronous receiver and transmitter are widely used in embedded system for its programmable and high compatibility.A design of UART core with Verilog HDL was presented.The designs of transmitter,receiver,synchronous FIFO and baudrate generator modules were particularly described,and the simulations were provided.The result of the simulations and synthesis shows that the UART is valid and reliable,and can be widely used in asynchronous communication.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Universal asynchronous receiver and transmitter are widely used in embedded system for its programmable and high compatibility.A design of UART core with Verilog HDL was presented.The designs of transmitter,receiver,synchronous FIFO and baudrate generator modules were particularly described,and the simulations were provided.The result of the simulations and synthesis shows that the UART is valid and reliable,and can be widely used in asynchronous communication.
Key concepts: Universal asynchronous receiver/transmitter, Asynchronous communication, Computer science, Verilog, FIFO (computing and electronics), Transmitter, Embedded system, Computer hardware