A Module-Based Dynamic Partial Reconfiguration of FPGAs
J Hang
Abstract
J Hang
Abstract
The configuration principle of Xilinx FPGA is discussed. The procedure is based on the Modular Design Flow to build a dynamical and partial reconfigurable system,using Xilinx Virtex FPGA. This kind of FPGA can dynamically reconfigure parts of its own functionality without interrupting or conflicting the rest of the design. The method can greatly reduce the amount of FPGA reconfiguration time.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
The configuration principle of Xilinx FPGA is discussed. The procedure is based on the Modular Design Flow to build a dynamical and partial reconfigurable system,using Xilinx Virtex FPGA. This kind of FPGA can dynamically reconfigure parts of its own functionality without interrupting or conflicting the rest of the design. The method can greatly reduce the amount of FPGA reconfiguration time.
Key concepts: Control reconfiguration, Field-programmable gate array, Computer science, Virtex, Modular design, Embedded system, Design flow, Reconfigurable computing