A New Design Method and Implementation of Dynamic Partial Reconfigurable System
Zhigang Gao
Abstract
Zhigang Gao
Abstract
FPGA,which not only has the speed performance of ASIC,but also has the flexibility of the general processor,is becoming a hot topic in the research of computer architecture.FPGA-based dynamic partially reconfiguration technology makes fully use of the hardware resources of FPGA,reduces the time of reconfiguration,and greatly improves the efficiency of system.This paper introduces a new design methodology of dynamic partially reconfiguration,and verifies on the FPGA of Virtex ⅡPro.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
FPGA,which not only has the speed performance of ASIC,but also has the flexibility of the general processor,is becoming a hot topic in the research of computer architecture.FPGA-based dynamic partially reconfiguration technology makes fully use of the hardware resources of FPGA,reduces the time of reconfiguration,and greatly improves the efficiency of system.This paper introduces a new design methodology of dynamic partially reconfiguration,and verifies on the FPGA of Virtex ⅡPro.
Key concepts: Control reconfiguration, Field-programmable gate array, Computer science, Flexibility (engineering), Application-specific integrated circuit, Virtex, Embedded system, Reconfigurable computing