Design and Implementation of RS(31,23) Encoder Based on FPGA
Meng Ke-qi
Abstract
Meng Ke-qi
Abstract
Reed-Solomon(RS) code is a kind of important error correcting code,and it has very strong capability of correcting random and burst error,which is widely used in various modem communication systems.This paper describes the arithmetic to implement RS(31,23) encoder on GF(25) and introduces the process of design and implementation of RS(31,23) encoder based on FPGA.At the same time,the paper offers the circuit and simulation wave.
OpenAlex reports 1 citations for this work. Citation counts describe recorded attention and do not establish research quality.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Reed-Solomon(RS) code is a kind of important error correcting code,and it has very strong capability of correcting random and burst error,which is widely used in various modem communication systems.This paper describes the arithmetic to implement RS(31,23) encoder on GF(25) and introduces the process of design and implementation of RS(31,23) encoder based on FPGA.At the same time,the paper offers the circuit and simulation wave.
Key concepts: Encoder, Field-programmable gate array, Computer science, Code (set theory), Process (computing), Error detection and correction, Reed–Solomon error correction, Computer hardware