An Automatic Design Methodology for Deep Submicron Digital IC's

The digital IC design flow and methodology based on standard cell library is presented The digital IC design flow begins with behavioral HDL descriptions, followed by system behavioral simulation, behavioral synthesis, RTL simulation, logic synthesis, post synthesis simulation, auto planning and routing, post layout simulation Finally, the interrelation between physical design and logic design is dealt with