ScholarLens Back to search
2001•Journal of Chongqing University of Posts and TelecommunicationsRequires access

The Design of RS Encoder Based on FPGA

Wu Yu

Open publisher page 0 citations

Abstract

This paper introduces the idea of Top Down principle for digital system design, FPGA and VHDL. The design of RS encoder using FPGA by VHDL under the encoding theory of RS codes is presented in this paper.

About this research paper

What this paper is about

This paper introduces the idea of Top Down principle for digital system design, FPGA and VHDL. The design of RS encoder using FPGA by VHDL under the encoding theory of RS codes is presented in this paper.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

This paper introduces the idea of Top Down principle for digital system design, FPGA and VHDL. The design of RS encoder using FPGA by VHDL under the encoding theory of RS codes is presented in this paper.

Key concepts: VHDL, Field-programmable gate array, Encoder, Computer science, Encoding (memory), Computer hardware, Embedded system, Computer architecture

Related papers

Related paper 1Related paper 2Related paper 3
Back to paper searchBrowse research topicsOriginal source
The Design of RS Encoder Based on FPGA — Research Paper | ScholarLens