2004Information technology newsletterRequires access

Design of finite state machine by VHDL and its optimization

Yangbo Wu

Open publisher page 0 citations

Abstract

Finite state machine(FSM) is an important part in a digital system. The classification of FSM is discussed, and the methods of FSM encoding for VHDL are presented. A new description style for state trasi-tionarrive-edges is proposed. The speed optimization and fault-tolerance technology are also discussed.

About this research paper

What this paper is about

Finite state machine(FSM) is an important part in a digital system. The classification of FSM is discussed, and the methods of FSM encoding for VHDL are presented. A new description style for state trasi-tionarrive-edges is proposed. The speed optimization and fault-tolerance technology are also discussed.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

Finite state machine(FSM) is an important part in a digital system. The classification of FSM is discussed, and the methods of FSM encoding for VHDL are presented. A new description style for state trasi-tionarrive-edges is proposed. The speed optimization and fault-tolerance technology are also discussed.

Key concepts: Finite-state machine, VHDL, Computer science, State (computer science), Fault tolerance, Abstract state machines, Finite state, Extended finite-state machine

Related papers

Back to paper searchBrowse research topicsOriginal source
Design of finite state machine by VHDL and its optimization — Research Paper | ScholarLens