Design of finite state machine by VHDL and its optimization
Yangbo Wu
Abstract
Yangbo Wu
Abstract
Finite state machine(FSM) is an important part in a digital system. The classification of FSM is discussed, and the methods of FSM encoding for VHDL are presented. A new description style for state trasi-tionarrive-edges is proposed. The speed optimization and fault-tolerance technology are also discussed.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
Finite state machine(FSM) is an important part in a digital system. The classification of FSM is discussed, and the methods of FSM encoding for VHDL are presented. A new description style for state trasi-tionarrive-edges is proposed. The speed optimization and fault-tolerance technology are also discussed.
Key concepts: Finite-state machine, VHDL, Computer science, State (computer science), Fault tolerance, Abstract state machines, Finite state, Extended finite-state machine