FPGA Implementation of Convolutional Code Encoding and Viterbi Decoding Algorithm
Wen Xue-dong
Abstract
Wen Xue-dong
Abstract
FPGA Implementation of Convolutional Code encoding and Viterbi Decoding Algorithm is presented.According to the structure of convolutional code,the conversion method of encoding based on limited state machines,and state conversion method of Viterbi Decoding Algorithm based on pipeline operation,are used to increase the speed of encoding and decoding effectively.Lastly,relevant simulation results of encoding and decoding of (2,1,2) convolution-al code are given.
A significance statement is not available in the OpenAlex record.
A contribution statement is not available in the OpenAlex record.
Method details are not available in the OpenAlex metadata.
Findings are not separately available in the OpenAlex metadata.
Limitations are not available in the OpenAlex metadata.
Application details are not available in the OpenAlex metadata.
FPGA Implementation of Convolutional Code encoding and Viterbi Decoding Algorithm is presented.According to the structure of convolutional code,the conversion method of encoding based on limited state machines,and state conversion method of Viterbi Decoding Algorithm based on pipeline operation,are used to increase the speed of encoding and decoding effectively.Lastly,relevant simulation results of encoding and decoding of (2,1,2) convolution-al code are given.
Key concepts: Convolutional code, Computer science, Sequential decoding, Decoding methods, Iterative Viterbi decoding, Viterbi algorithm, Viterbi decoder, Algorithm