2005•Telecommunication EngineeringRequires access

Implementation of RS(31,15) Encoder and Decoder with FPGA

N. Yan

Open publisher page 0 citations

Abstract

RS(Reed-Solomon)code is being used widely because of its powerful error correction capability. RS(31,15) code is used first in military communication.This paper has fulfilled RS(31,15) encoder and decoder by means of advanced FPGA(Field Programmable Gate Array). The encoder and decoder have such advantages as small size,good performance and high speed.

About this research paper

What this paper is about

RS(Reed-Solomon)code is being used widely because of its powerful error correction capability. RS(31,15) code is used first in military communication.This paper has fulfilled RS(31,15) encoder and decoder by means of advanced FPGA(Field Programmable Gate Array). The encoder and decoder have such advantages as small size,good performance and high speed.

Why it matters

A significance statement is not available in the OpenAlex record.

Key contribution

A contribution statement is not available in the OpenAlex record.

Method / approach

Method details are not available in the OpenAlex metadata.

Main findings

Findings are not separately available in the OpenAlex metadata.

Limitations

Limitations are not available in the OpenAlex metadata.

Applications

Application details are not available in the OpenAlex metadata.

Available abstract

RS(Reed-Solomon)code is being used widely because of its powerful error correction capability. RS(31,15) code is used first in military communication.This paper has fulfilled RS(31,15) encoder and decoder by means of advanced FPGA(Field Programmable Gate Array). The encoder and decoder have such advantages as small size,good performance and high speed.

Key concepts: Field-programmable gate array, Encoder, Computer science, Soft-decision decoder, Computer hardware, Decoding methods, Gate array, Code (set theory)

Related papers

Back to paper searchBrowse research topicsOriginal source
Implementation of RS(31,15) Encoder and Decoder with FPGA — Research Paper | ScholarLens